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ABSTRACT
CMOS Temperature Sensor Utilizing
Interface–Trap Charge Pumping. (August 2005)
Feyza Berber, B.S., Istanbul Technical University
Chair of Advisory Committee: Dr. Aydın I˙. Kars¸ılayan
The objective of this thesis is to introduce an alternative temperature sensor
in CMOS technology with small area, low power consumption, and high resolution
that can be easily interfaced. A novel temperature sensor utilizing the interface–trap
charge pumping phenomenon and the temperature sensitivity of generation current
is proposed.
This thesis presents the design and characterization of the proposed temperature
sensor fabricated in 0.18µm CMOS technology. The prototype sensor is characterized
for the temperature range of 27oC–120oC. It has frequency output and exhibits linear
transfer characteristics, high sensitivity, and high resolution. This temperature sensor
is proposed for microprocessor thermal management applications.
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1CHAPTER I
INTRODUCTION
A. Temperature Sensor and Its Metrics
Built-in temperature sensors are becoming increasingly important in VLSI appli-
cations as the transistor dimensions are aggressively scaled down and more transistors
are integrated on a single chip. The component density and the power dissipation of
these high-performance VLSI chips necessitate alternatives to some traditional design
and testing methodologies. Dynamic thermal testing and dynamic thermal manage-
ment of IC’s are two of these alternatives which require built-in thermal sensors [1].
Semiconductor sensors are also preferred over traditional temperature sensors in some
automotive and biomedical applications due to their low–area and low–cost.
Semiconductor temperature sensors are generally based on the variation of pn–
junction voltage with temperature. The temperature sensitivities of threshold voltage
and direct tunnelling current are also exploited in some temperature sensor applica-
tions. The output signal of the sensor can be current, voltage, or frequency. Main per-
formance metrics of semiconductor temperature sensors are technology compatibility,
power consumption, area, operating range, linearity, accuracy, sensitivity, resolution
and speed. The significance of any of these metrics depends on the application.
The main requirements for a temperature sensor to be integrated in a VLSI
application for thermal management are CMOS compatibility, low silicon area, low
power consumption, typical temperature range of 0−−120oC, easy and inexpensive
calibration, and preferably a digital output signal [2]. Some other applications re-
quire temperature sensors with high linearity, accuracy, sensitivity, and/or long-term
The journal model is IEEE Journal of Solid-State Circuits.
2stability.
Accuracy is the amount of uncertainty in a temperature reading, and it is usually
expressed as the percentage of the input. Sensitivity gives the ratio of change in
the sensor output to change in temperature. It is obtained from the slope of the
calibration curve. Resolution describes the minimum amount of temperature change
that can produce a detectable change at the sensor output, and it is limited by the
noise level of the sensor.
The operating range of semiconductor sensors is limited to 20−−120oC due to
physical properties of silicon. A linear transfer characteristic is desired within the op-
erating range for easy read–out. Due to the nature of sensing, transfer characteristics
of semiconductor sensors are susceptible to process variations. Resulting gain, offset,
and linearity errors that affect accuracy and sensitivity need to be corrected through
calibration.
B. Temperature Sensor Applications
Traditional IC testing methods based on voltage and quiescent supply current
(IDDQ) techniques are becoming inefficient as the threshold voltage is scaling down
and leakage currents are increasing with the smaller transistor dimensions [3]. An
alternative method that employs built-in temperature sensors is thermal testing [4],
[5]. Thermal testing is used to detect and diagnose faults in integrated circuits based
on the fact that some faults, when activated, cause an increase in power dissipation,
and therefore, in temperature. Differential thermal sensors that have low sensitivity
to ambient temperature changes but high sensitivity to thermal variations generated
by the activated faults are employed for such applications [5].
Temperature sensors find their primary application in thermal management of
3microprocessors [6], [7]. One of the limiting factors for high-performance proces-
sors with increasing transistor number and clock rate is the power dissipation. Even
though the average power dissipation of a processor is typically much less than its
maximum power dissipation, the thermal packaging and the cooling mechanisms are
designed for the maximum dissipation, increasing the cost, area, and complexity of
the design [7]. Dynamic thermal management is employed to ensure that power dissi-
pation, and therefore, the operating temperature, does not reach the maximum limits
so that the design specifications are relaxed and cost is reduced. The operating tem-
perature is monitored by built-in thermal sensors in a thermal management system.
The temperature readings are scanned by a control unit which triggers passive or
active cooling actions when a threshold temperature is reached.
The Motorola PowerPC RISC microprocessor is a typical example of processor
systems with a built-in temperature sensor for dynamic thermal management [8].
Thermal monitoring with a single sensor estimates the average chip temperature as-
suming constant temperature over the chip. As the complexity of processor functions
and the integration density increase, single point temperature sensing becomes inad-
equate. An array of sensors is needed to monitor critical points over the chip and to
ensure reliable operation of the high-performance processors. Multiple-sensor inte-
gration imposes a very important challenge to the thermal sensor design: minimum
power consumption and minimum silicon area.
C. Conventional Silicon Temperature Sensors
Three devices used in CMOS technology for temperature sensing are lateral bipo-
lar transistors, vertical bipolar transistors, and CMOS transistors operating in weak
inversion [9]. These sensors usually rely on proportional-to-absolute temperature
4(PTAT) principle and generate an analog output changing almost linearly with ab-
solute temperature. Temperature sensing using vertical substrate bipolars [10], [9] is
not a very feasible solution as bipolar structures are not very well characterized in
most CMOS processes. Lateral bipolar transistors as temperature sensors [11], [12]
can be accurate but their performance is process-dependent and, most importantly,
they can only be used in special CMOS processes. Careful optimization needed to
increase the current gain and minimize the leakage current to substrate also increases
design complexity of sensors with lateral bipolar transistors [9]. CMOS transistors
operating in weak inversion can also be configured as temperature sensors [13], but
their performance is limited due to the threshold voltage dependent temperature co-
efficient and leakage currents at high temperatures [2]. Another problem concerning
PTAT sensors in general is their analog output which needs to be digitized on-chip,
increasing the overall area and power consumption of the sensor circuitry.
Some other CMOS temperature sensors that do not rely on PTAT have been re-
ported in recent years. A current-output sensor based on temperature dependence of
MOS threshold voltage and gain factor is reported in [14], but its sensitivity depends
on process-dependent parameters. The same paper reports another sensor based on
the previously mentioned current-output sensor and a current-frequency converter.
Low power supply sensitivity and improved accuracy is obtained at the cost of area
and power. A thermal feedback oscillator sensor, exploiting the temperature de-
pendence of thermal diffusion constant of silicon, is presented in [15]. The main
drawbacks are high power and strong jitter. The thermal sensor used in PowerPC
RISC microprocessors is also not suitable for multiple-sensor applications due to its
high power and area consumption [8].
The performance metrics of the thermal sensor used in the PowerPC RISC are
summarized in Table I. The metrics of a high accuracy temperature sensor proposed
5Table I. Performance comparison of some temperature sensors used in thermal man-
agement applications
Reference Pertijs, 2005 [16] PowerPC [8][18][19] Szekely, 1999 [17]
Technology 0.5µm 0.35µm 1µm
Area [mm2] ∼1.25 0.2 0.018
Range [oC] -50–120 0–128 25–125
Power [W] 130µA, 2.7–5.5V 10m (max. DC) 200µ
Resolution [oC] 15m (in 30ms) 4 (in 5µs) ?
Accuracy [oC] ±0.5 (3σ,32samp,1pt) ±12 (uncalib) ±1.6 (2σ,1pt)
by Pertijs et al. [16] and a low–power consumption temperature sensor by Szekely et
al. [17] are also included in the table for comparison.
D. Proposed Temperature Sensor
The general concept of the proposed temperature sensor is depicted in Fig. 1.
The difference between currents iin and iout is converted to frequency, which in turn
controls iout in a feedback loop. Frequency increases with ierror and in turn increases
iout to minimize the difference. As a result, the output frequency follows iin as:
fout =
K1
K1K2 + 1
· iin, (1.1)
where the linearity of the transfer characteristics is determined by the linearity of
current–to–frequency and frequency–to–current conversions. For an iin changing with
temperature, the output frequency will change according to the relation given in (1.1).
In the proposed temperature sensor, the input current source is realized with
a gate–controlled diode (GCD). The reverse current of the GCD is in the order of
6Fig. 1. Temperature sensor general presentation
pico amperes at room temperature and increases exponentially with temperature. Its
high sensitivity to temperature variations promises a high resolution for the proposed
temperature sensor. Its temperature sensitivity is also process–independent.
The interface–trap charge pump (ITCP) current source proposed in [20] is uti-
lized as the frequency–controlled current source. The ITCP current source consists
of two interface–trap charge pumps that translate frequency instantly to current and
a cascoding transistor that produces a constant output. The output current is di-
rectly proportional to the frequency of pulse applied to the charge pump gates and
changes between pA and nA depending on the input frequency. The input-output
characteristic of the ITCP current source is linear for a wide range of frequencies.
The temperature sensitivity of the charge pumping current is very low and the over-
all temperature sensitivity of the current source output can be minimized through
the cascoding transistor bias. The ITCP current source, therefore, promises a linear
output transfer characteristic immune to output current errors due to self–heating.
In the proposed architecture, the difference between the leakage current and the
ITCP current is integrated into a voltage by a capacitor and this voltage is translated
7into frequency by a voltage controlled oscillator (VCO). The feedback loop ensures
that the VCO frequency is continuously adjusted to equate the leakage current and
the ITCP current. The frequency output of the sensor enables easy digital interfacing.
The CMOS temperature sensor utilizing the interface–trap charge pumping phe-
nomenon promises high resolution, linear transfer characteristics, and digital output
with less area and power dissipation than conventional thermal sensors. Its small area
and low power consumption makes it suitable especially for applications that require
multiple sensor integration.
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INTERFACE–TRAP CHARGE PUMP CURRENT SOURCE
A. Fundamentals
The ITCP current source, depicted in Fig. 2, consists of two PMOS transistors
configured as interface–trap charge pumps (ITCP) and a cascoding PMOS connected
to their common well. The ITCP current source was proposed by Cilingiroglu et al.
[20] and it utilizes the interface–trap charge pumping effect [21], [22] to generate a
low and constant current.
VS
VW
VG
__
GV
IO
VO
V
WI
B
Fig. 2. Interface–trap charge pump current source schematic
The output–terminal current of the ITCP current source changes linearly with
the ITCP gate pulse frequency, and it is given by:
IO = IW ≈ q · Aeff ·Nit · f, (2.1)
9where q is the electron charge, Aeff is the total area under the charge pump gates,
Nit is the number of effective interface–traps per unit area, and f is the frequency
of the charge pump gate pulse. Note that the cascode transistor operates under
subthreshold conditions and the well current IW is approximately equal to the total
interface–trap charge pumping current, IP , of the charge pumps.
VG I W
I P
p p
n
p
VS
n
VW
++
(a)
VSS
+ TV
FBV
T tT t
T tmT tm
VDD
SV
VW+
III
II
II
V
t
G
II
(b)
Fig. 3. (a) PMOS transistor configured as an ITCP and (b) the applied gate voltage
to induce accumulation (I), depletion (II), and inversion (III)
The ITCP current results from cycling the channel region between accumulation
10
and inversion conditions due to the gate pulse. It originates from the recombination
of minority and majority carriers at the interface traps. PMOS transistor configured
as an ITCP is depicted in Fig. 3(a) and the applied gate pulse in Fig. 3(b).
The well voltage, VW , and the source voltage, VS, reverse–bias the well-source
junction and meet the following conditions to enable accumulation and inversion,
respectively:
VW < VDD − VFB, (2.2)
VS > VSS − VT . (2.3)
VFB is the flatband voltage and VT is the threshold voltage of the p–channel MOSFET
given by:
VT = VFB + 2φF −
1
Cox
√
2q²sNA(VW − VS + |2φF |), (2.4)
where Cox is the oxide capacitance per unit area, and φF is the Fermi potential of the
n–well.
The gate pulse periodically alternates between VDD and VSS. It induces inversion
and accumulation conditions under the gate for VG < VS + VT and VG > VW +
VFB, respectively. Electrons moving to the surface from the n–well are captured by
the interface traps in accumulation, and these traps are emptied by the captured
holes moving into the channel from the source in inversion. The charge transfer due
to trapped electron–hole recombination depends on the number of interface traps
involved and results in a current, IP , flowing from the source terminal to the n–well.
The current magnitude is determined by the gate pulse frequency and the amount of
charge transferred per unit time. IP is given by:
IP = f ·Qp = f · q · Aeff ·Nit. (2.5)
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Nit is approximately equal to Dit · ∆E, where Dit is the interface trap density per
unit area per unit energy and ∆E is the energy range of the charge–pumping traps.
∆E depends on the time the device spends in depletion, and it is estimated as:
∆E = 2kT ln
τ
mTt
, (2.6)
m ≡
VW + VFB − (VS + VT )
VDD − VSS
, (2.7)
where kT is the thermal energy, τ is a time constant, Tt is the transition time for the
gate pulse, and m is the fraction of the transition time spent in depletion.
The shortcomings of the ITCP as a constant current source are addressed in [20]
by adding a cascode transistor to the output and by complementary pumping. Com-
plementary pumping combined with cascoding suppresses pulse feedthrough, which
is an inherent problem of the bare ITCP. The cascode PMOS transistor operates in
subthreshold due to the low current level, and its gate is biased to ensure VW > VS
for the ITCP. Cascoding causes the output current to be virtually independent of the
output voltage. The subthreshold current for a PMOS transistor is given by:
Isub = I0 · e
q
kT
VSG
[
1− e−
q
kT
VSD
]
, (2.8)
where I0, which is a function of technology parameters andW/L, is virtually indepen-
dent of VG. For VSD À kT/q, subthreshold current is also assumed to be independent
of VSD. Therefore, the output current of the ITCP current source, IO, is not affected
by variations in the output voltage VO. The output current is determined by the
gate pulse levels, VS, and the cascoding transistor gate voltage VB. VB can be used
to set the accumulation level through VW and modulate the output current. VB also
determines the disparity between IW and IP due to the bulk recombination current
IB. IW = IP + IB, and IB is expected to decrease with increasing VW −VS, therefore,
12
with increasing VB.
Given the linear output current–frequency relation and the terminal voltage in-
dependent low output current, the ITCP current source is suitable to be used in the
sensor application as the frequency controlled current source. Another important as-
pect of the cascoded pump for this application is that its temperature sensitivity can
be adjusted by VB. The overall temperature sensitivity of the ITCP current source
can be, therefore, minimized or even zeroed to ensure that the temperature sensor
readings are not distorted by its own temperature dependence.
B. Temperature Sensitivity
The temperature sensitivity of the ITCP current source is determined by the
output current dependence on ∆E and VW . The temperature coefficient of the output
current is defined as:
TCC
.
=
dIO
IO dT
= TCB +VCB ·
dVW
dT
, (2.9)
where TCB and VCB are the temperature and voltage coefficients, respectively, defined
as:
TCB
.
=
dIW
IW dT
, (2.10)
VCB
.
=
dIW
IW dVW
. (2.11)
dVW/dT is the temperature sensitivity of the well voltage determined by the VGS of
the cascoding PMOS.
Considering (2.1), the temperature sensitivity of IW is dictated by the energy
dependence of Nit. From (2.6), ∆E
13
through thermal energy kT and time constant τ given by:
τ = (σνthni)
−1 . (2.12)
Thermal velocity is defined as νth =
√
3kT/m, wherem is the effective mass. Intrinsic
carrier concentration is given by:
ni = ni0T
3
2 exp
(
−
Eg
2kT
)
, (2.13)
where ni0 is a temperature–independent constant and Eg is the silicon bandgap.
Substituting (2.6), (2.7), (2.12), and (2.13) into (2.1), and ignoring the temperature
sensitivity of bandgap Eg, TCB is obtained as:
TCB ≈ −
1
T
[
Eg + 4kT
∆E
− 1
]
. (2.14)
For typical ∆E of half bandgap, TCB changes between -0.4%/K and -0.3%/K for the
temperature range of 300K-400K.
The expression for the voltage coefficient VCB is obtained by substituting (2.6)
and (2.7) into (2.1) as:
VCB ≈ −
1
VW + VFB − (VS + VT )
·
1
ln
(
τ
mTt
) . (2.15)
VCB is determined by the gate pulse transition time and the bias voltages VW and
VS. Depending on dVW/dT value for TSMC 0.18µm technology, VCB can be adjusted
through these two biases to set the TCC value, and therefore, to obtain a minimum or
zero overall temperature sensitivity for the ITCP current source. dVW/dT is -4mV/
oC
for 0.5µm technology [20].
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CHAPTER III
LEAKAGE CURRENT GENERATION WITH A GATE–CONTROLLED DIODE
A. Fundamentals
The so–called gate–controlled diode (GCD) is a pn–junction with an adjacent
MOS gate as depicted in Fig. 4. Although very rarely utilized as a signal processing
device [23], [24], it has found widespread use since the early days of solid–state devel-
opment as a diagnostic tool in semiconductor surface analysis and characterization
[25], [26], [27], [28], [29], [30], [31], [32].
n
+
I S
SV VG
p
Fig. 4. n+–p gate–controlled diode schematic
The source–terminal current IS of a GCD reverse–biased with VS > 0 has five
distinct components as follows:
IS = Idif(pn) + Igen(pn) + Idif(surf) + Igen(surf) + Igen(int), (3.1)
where Idif(pn) is due to the electrons generated inside substrate bulk and transported
to the junction by diffusion, Igen(pn) is due to the electrons generated inside the pn–
15
junction space–charge region, Idif(surf) is due to the electrons generated inside sub-
strate bulk and transported to the junction by first diffusing into the surface–space
charge region, Igen(surf) is due to the electrons generated inside the surface space–
charge region, and Igen(int) is due to the carriers generated at the Si–SiO2 interface of
the surface space–charge region. Among the five, the first two are the conventional
pn–junction leakage current components. These are independent of the gate voltage.
The final three depend on the mode of the surface space–charge region, and therefore,
are functions of the gate voltage. To be specific, none of the three is generated in the
accumulation mode; all three are generated in the depletion mode; and, only Idif(surf)
and Igen(surf) are generated in inversion. The ability of the gate voltage to modulate
these three current components is the main utility of a GCD. In this work, we attempt
to exploit this utility as an added degree of freedom in shaping the composition of
the leakage current to be used as a temperature–sensitive variable.
The temperature sensitivity of the five components of IS is primarily due to their
dependence on the intrinsic carrier concentration ni, which is a strongly increasing
function of temperature. The relationship between these components and ni is given
by the following five expressions.
Idif(pn) = CdifApnn
2
i (flows in all surface modes), (3.2)
where Cdif is a coefficient independent of temperature and device geometry, and Apn
is the junction area.
Igen(pn) = CgenApnWpnni (flows in all surface modes), (3.3)
where Cgen is a coefficient independent of temperature and device geometry, and Wpn
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is the depth of the junction space–charge region.
Idif(surf) = CdifAsn
2
i (flows in depletion and inversion), (3.4)
where As is the gate area.
Igen(surf) = CgenAsWsni (flows in depletion and inversion), (3.5)
where Ws is the depth of the surface space–charge region.
Igen(int) = CsurfAsni (flows in depletion), (3.6)
where Csurf is a coefficient independent of temperature and device geometry. The
depth of the space–charge regions is described by
Wpn =
√
2²s
qNA
(VS + φo), (3.7)
where ²s is the dielectric constant of silicon, q is the electronic charge, NA is substrate
doping concentration, φo is the junction built–in potential, and
Ws =
√
2²s
qNA
(VG − VFB) +
(
²s
Cox
)2
−
²s
Cox
(in depletion), (3.8)
Ws =
√
2²s
qNA
(VS + 2φF ) (in inversion), (3.9)
where VFB is the flatband voltage, Cox is the oxide capacitance per unit area, and φF
is the Fermi potential of the substrate.
Based on the prediction of (3.2)–(3.7), the variation of IS with VG for a fixed
positive VS is plotted schematically in Fig. 5, and summarized in Table II. Note that
the threshold voltage is denoted by VT in the table, and is given by
VT = VFB + 2φF +
1
Cox
√
2q²sNA(VS + 2φF ). (3.10)
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Fig. 5. Output current–gate voltage characteristics of the gate–controlled diode
The variation of IS with VS, on the other hand, is due to Igen(pn) in all modes,
and to Igen(surf) in inversion. Both increase with VS as a result of the increasing depth
of the space–charge regions.
The model presented so far for the leakage current IS of a GCD is valid for
conservative technologies based on relatively thick gate oxides. For oxides thinner
than about 4nm, the gate current must also be considered. This current communicates
with the source in depletion, and with substrate in accumulation and inversion. It
is known to be a very weak function of temperature [33]. Although its magnitude
is minimized in depletion [34], it can easily nullify the ability of VG to control IS if
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Table II. Variation of gate–controlled diode current components with bias conditions
Mode Condition Idif(pn) Igen(pn) Idif(surf) Igen(surf) Igen(int)
Accumulation VG < VFB constant constant zero zero zero
Depletion VFB < VG < VS + VT constant constant constant increases constant
Inversion VS + VT < VG constant constant constant constant zero
excessive. The 0.18µm technology adopted for the present work is highly prone to
gate leakage as confirmed experimentally, and can be regarded as the end–of–the–road
for the utility of a GCD as a controllable and temperature–sensitive leakage–current
generator.
B. Temperature Sensitivity
Substituting (3.2)–(3.6) into (3.1), and combining all n2i –dependent diffusion
terms into a single Idif and all ni–dependent generation terms into a single Igen, we
obtain
IS = Idif + Igen, (3.11)
where
Idif
.
= Cdif (Apn + As)n
2
i , (3.12)
and
Igen
.
= [Cgen(ApnWpn + AsWs) + CsurfAs]ni. (3.13)
Next, consider
ni = ni0T
3
2 exp
(
−
Eg
2kT
)
, (3.14)
where ni0 is a temperature–invariant coefficient, Eg is the bandgap of silicon, which
is only a very weak function of temperature, k is Boltzmann’s constant, and T is
absolute temperature. Substituting (3.14) into (3.12) and (3.13), and using the latter
two in (3.11), the relative temperature sensitivity of IS is obtained as follows.
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TCS
.
=
dIS
IS dT
=
Igen + 2Idif
Igen + Idif
[
3
2T
+
Eg
2kT 2
]
. (3.15)
For generation current components dominating the leakage current, i.e. Igen À
2Idif , (3.15) becomes:
TCS =
3
2T
+
Eg
2kT 2
. (3.16)
The temperature coefficient changes between 7.72%/K and 4.44%/K for the temper-
ature range of 300K-400K. If diffusion current is assumed to be the dominant current
component, i.e. Idif À Igen, TCS is calculated as:
TCS =
3
T
+
Eg
kT 2
, (3.17)
and the expected temperature coefficient for the same temperature range changes
between 15.4%/K and 8.88%/K.
TCS variation with temperature is plotted in Fig. 6 for IS composed of mainly
generation current component and for IS composed of mainly diffusion current com-
ponent. At any temperature, TCS will take a value between the two limit values,
depending on the composition of IS. At room temperature, the generation current
is more dominant than the diffusion current. Therefore, a temperature coefficient
around 7.72%/K is expected for the leakage current at low temperatures. However,
as the temperature increases, the diffusion current will increase exponentially and
TCS at 400K is expected to attain a value between 4.44%/K and 8.88%/K.
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Fig. 6. TCS variation with temperature for diffusion and generation current compo-
nents
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CHAPTER IV
ITCP AS A TEMPERATURE SENSOR
The temperature sensor block diagram is given in Fig. 7. The current source
with output IL is realized with an n
+–p gate–controlled diode. Two interface–trap
charge pumps and the cascoding transistor of the ITCP current source described in
Chapter II are illustrated in the figure. Capacitor Cp at the output of the charge
pumps indicates the total parasitic capacitance associated with that node.
CL
Gm
K
f out
p
outf
I
I
V
OTA CCO
I
IW
C
inV
VRef
e
CCO
CCOK( ) ( )
p
IL
V
V
O
B
W
S
GCD
Fig. 7. Temperature sensor system blocks
IW is approximately equal to the total interface–trap charge pumping current, IP ,
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of two charge pumps with complementary gate pulse and it is given by the equation:
IW = Kp · fout, (4.1)
where Kp is the frequency to current conversion gain.
The output current IO of the current source is equivalent to the difference between
the charge pump current and the current flowing through the parasitic capacitance
Cp:
IO = IW − sCp · VW . (4.2)
IO can also be expressed in terms of the well voltage VW and the transconductance
of the cascode transistor gm as:
IO = gm · VW . (4.3)
The error current, Ie, is the difference between IL and IO and it is defined as a
function of the OTA input voltage Vin as:
Ie = −Vin · sCL. (4.4)
The voltage controlled oscillator consists of an OTA and a current controlled
oscillator (CCO) of gain KCCO. The input current to the CCO is:
ICCO = −Gm · Vin, (4.5)
where Gm is the OTA transconductance. The output frequency of the CCO is given
in terms of the CCO gain KCCO as:
fout = ICCO ·KCCO. (4.6)
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A. Design Considerations
The open loop diagram of the temperature sensor is given in Fig. 8. The charge
pumps of the ITCP current source are replaced with a frequency–controlled current
source with gain Kp in the figure.
OTA CCO
KG I
K
C
V
VCL
f
I
p
I
W
B
p
CCOm
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e ( ) ( )I
V
CCO
W
O
VRef
out
Fig. 8. Temperature sensor open loop diagram
Substituting (4.6) and (4.5) into (4.1), IW is expressed as a function the OTA
input voltage as:
IW = −GmKCCOKpVin. (4.7)
Substituting (4.7) for IW and (4.3) for VW , (4.2) becomes:
IO = −GmKCCOKpVin − sCp ·
IO
gm
. (4.8)
The open loop transfer function is obtained, by substituting (4.4) for Vin, as:
A(s) =
IO
Ie
=
GmKCCOKp
sCL(1 + sCp/gm)
=
K0
s (s+ gm/Cp)
, (4.9)
with K0 = GmKCCOKpgm/CLCp and two poles at zero and gm/Cp.
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Fig. 9. Temperature sensor closed–loop diagram
Fig. 9 shows the closed-loop diagram for the temperature sensor. The closed–
loop transfer function is given by:
IO
IL
(s) =
A(s)
1 + A(s)
=
K0
s2 + (gm/Cp)s+K0
. (4.10)
For K0 > (gm/2Cp)
2, i.e. GmKCCOKp/CL > gm/4Cp, the roots s1 and s2 of s
2 +
(gm/Cp)s + K0 are complex conjugate with real part −gm/2Cp and imaginary part
±
√
K0 − (gm/2Cp)2.
In order to determine the unity gain frequency and the phase margin, (4.9) is
rearranged for s=jω as:
A(ω) =
GmKCCOKp
ωCL
·
−ωCp/gm − j
ω2(Cp/gm)2 + 1
, (4.11)
and the phase and magnitude of A(ω) are obtained as:
6 A(ω) = arctan
gm
ωCp
, (4.12)
|A(ω)| =
GmKCCOKp
ωCL
1√
ω2(Cp/gm)2 + 1
. (4.13)
Rearranging (4.12), the unity gain frequency ω1 can be expressed as:
ω1 =
gm
Cp tan(−180 + ϕm)
=
gm
Cp tanϕm
. (4.14)
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The expression for the phase margin ϕm is derived by substituting (4.14) for ω and 1
for |A(ω1)| into (4.13):
tanϕm =
gmCL
GmKCCOKpCp
·
√
1
2
+
GmKCCOKpCp
gmCL
. (4.15)
Note that the transconductance gm of the cascoding transistor varies with IW as:
gm =
2.3
S
IW , (4.16)
where the subthreshold slope S is defined as:
S =
(
d log(I/I0)
dVSG
)−1
. (4.17)
In the sensor loop, IW increases with temperature to equate to IL, increasing the
gm according to (4.16) as a result. Therefore, the worst phase margin is expected at
minimum IW values in accordance with (4.15).
The GmKCCOKP product is determined by the desired temperature range and
the corresponding minimum and maximum IL. Denoting the maximum acceptable
OTA input variation corresponding to this current range with ∆Vin, it is expressed
as:
GmKCCOKp =
Imax − Imin
∆Vin
. (4.18)
As the GmKCCOKP product and gm are mainly determined by the IL value expected
at the designed temperature range, the CL to Cp ratio has the biggest degree of
freedom to set the desired ϕm. Please note that Cp is determined by the charge pump
design. Rearranging (4.15), CL/Cp is obtained as:
CL
Cp
∼=
S
∆Vin
·
Imax
Imin
·
tan2 ϕm√
1 + tan2 ϕm
. (4.19)
The output frequency of the sensor loop is determined by the OTA input voltage
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and the OTA and CCO gains,
fout = GmKCCOVin. (4.20)
Substituting (4.8) for Vin and (4.10) for IO into (4.20), the output frequency is ex-
pressed as a function of the input current IL:
fout =
1
Kp
·
1 + s(Cp/gm)
1 + s(CL/GmKCCOKp) + s2(CLCP/gmGmKCCOKp)
· IL. (4.21)
The roots are same as those of (4.10) and there is a left–half plane zero at gm/Cp. As
indicated previously, for small values of gm, poles are complex conjugate and peaking
is expected. From (4.21), the pole frequency, ωo, and the Q factor are:
ωo =
√
GmKCCOKpgm
CLCp
, (4.22)
Q =
√
GmKCCOKpCp
gmCL
. (4.23)
The overshoot expected for Q > 0.5, is given by [35]:
%overshoot = 100 · exp
(
−pi/
√
4Q2 − 1
)
. (4.24)
For large IO values, for which gm is big, single–pole behavior is assumed and the
cut–off frequency is approximated as:
ω3−dB =
GmKCCOKp
CL
. (4.25)
Considering the sensor loop given in Fig. 7, the main source of error for frequency
is current error at the CCO input. Assuming that the CCO input current is ICCO+∆I,
and
fout =
[
(IL − (Kpfout − sCpVW ))
1
sCL
·Gm +∆I
]
KCCO, (4.26)
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the output frequency can be expressed as:
fout =
1
Kp
1
1 + s (CL/GmKCCOKp)
· IL +
s (CL/GmKp)
1 + s (CL/GmKCCOKp)
·∆i
+
CpVW/Kp
1 + s (CL/GmKCCOKp)
. (4.27)
The output frequency error due to ∆I can only be minimized through low KCCO
according to (4.27). Note that the second error term arises because of disparity
between IW and IO, due to leakage through the parasitic capacitance Cp.
B. Circuit Implementation
The leakage current density of a large MOS device is less than approximately
20fA/µm2 at room temperature in TSMC 0.18µm technology. A variation of three
decades is expected in IL for the temperature range of 0
oC-100oC. This leads to a
current density of 1fA/µm2 to 1pA/µm2 in this temperature range. The minimum
and maximum values of IL to be processed by the sensor loop are chosen as 1pA
and 1nA, considering the gm variation according to (4.16) and its effects on circuit
performance. Accordingly, the gate–controlled diode is designed with a gate area of
about 1000µm2 to obtain minimum current of 1pA.
CL/Cp ratio is determined from (4.19). The subthreshold slope S is around
80mV/decade. Note that setting a large OTA input swing ∆Vin, results in a smaller
CL which moves the dominant pole away from the origin according to (4.25) and also
increases the noise bandwidth (pi/2)f3−dB . Setting ∆Vin to 250mV, CL value for a
worst–case phase margin of 53oC is calculated as:
CL = 139 · Cp. (4.28)
Given the maximum and minimum current values and the desired corresponding
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Vin variation, the GmKCCOKp product is calculated from (4.18) as:
GmKCCOKp = 4× 10
−9A/V. (4.29)
From (4.1) and (2.1), the expression for Kp is:
Kp = 2qANit, (4.30)
where A is the effective gate area for one interface–trap charge pump. The number
of effective interface–traps per unit area, Nit, is assumed to be 2 × 10
9cm2 < Nit <
2×1010cm2 for TSMC 0.18µm technology. Note that the charge pump area determines
Kp, the cutoff frequency, and also the output frequency range, as maximum and
minimum IW values are set. The charge pumps are designed with A ≈ 3.33µm
2
yielding the minimum output frequency of 4.7kHz at 0oC for Nit = 2× 10
10cm2 and
the maximum fout of 47MHz at 100
oC for Nit = 2 × 10
9cm2. The total parasitic
capacitance Cp is estimated as:
Cp = Cgateox + CJ + Cfringe + Cwell ∼= 80fF, (4.31)
and CL is calculated to be around 10pF from (4.28). The corresponding cutoff fre-
quency is 64Hz.
Kp is calculated to be 2.11×10
−17C< Kp < 2.11×10
−16C depending on Nit. The
worst–case value is Kp = 2.11 × 10
−17C which maximizes ∆Vin according to (4.18).
Therefore, from (4.29),
GmKCCO = 1.9× 10
8Hz/V, (4.32)
is obtained for the worst–case Kp value. KCCO must be minimized in order to reduce
the sensitivity of the output frequency to noise in the input current of the CCO.
In order to obtain a wide tuning range of 4.5kHz - 45MHz, the current controlled
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Fig. 10. Current controlled oscillator schematic
oscillator depicted in Fig. 10 is implemented [36]. The input current to the CCO is
switched between the two branches by the transmission gates, denoted by S1. PMOS
switches, denoted by S2, ensure that the two capacitors are not charged at the same
time. Switches S1 and S2 are controlled by the outputs of the NAND gate S-R latch
as shown in Fig. 10. Voltages V1, V2, and Vout are plotted in Fig. 11. Note that four
inverters instead of two are used in the CCO.
Fig. 11. Current controlled oscillator input and output waveforms
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The output frequency of the CCO is determined by the input current and the
capacitor CCCO. KCCO is:
KCCO =
F
ICCO
∼=
1
2CCCOVT
, (4.33)
where VT is the switching threshold of the inverters. The circuit is implemented with
CCCO = 1pF and VT ≈ 1V, and KCCO is around 5× 10
11Hz/A.
The schematic of the single ended OTA used is given in Fig. 12. In order to
minimize error in the output current, a very simple architecture with no current
mirrors is used. Despite the noise trade–off, NMOS drivers are preferred instead of
PMOS in order to isolate the input signal from the CCO input and to avoid clock
feedthrough. Note that a large output swing can be achieved with this OTA.
Fig. 12. Operational transconductance amplifier schematic
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Fig. 13. Single–ended OTA transfer characteristics
The output current variation with input voltage for the single–ended OTA is
plotted in Fig. 13. The bias current is 100µA and the reference voltage of the OTA
is set to 770mV. Gm of 268µA/V is obtained.
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CHAPTER V
TESTING AND CHARACTERIZATION
The prototype temperature sensor is fabricated using TSMC 0.18µm technology.
The die photo and the prototype temperature sensor photo are given in Fig. 14.
Stand–alone ITCP current source and gate–controlled diode devices are also fabri-
cated on the same chip for characterization purposes. Important process parameters
are summarized in Table III.
Fig. 14. Die and prototype temperature sensor photos
Table III. Process parameters for TSMC 0.18µm technology (Run:T36Q LO EPI)
Parameter NMOS PMOS Units
VTHO 376 -404 mV
NCH 2.3549×10
17 4.1589×1017 cm−3
TOX 4.1 4.1 nm
COX 8.42 ×10
−7 8.42 ×10−7 F/cm−2
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A. ITCP Current Source Characterization
The measurement setup and the reference current direction for the ITCP current
source are given in Fig. 15. The ITCP current source consists of two source–drain
shorted PMOS transistors configured as interface–trap charge pumps and a cascoding
transistor. A complementary pulse is applied to the charge pump gates.
VB
VO
VG (Φ)
n
p p p p
p
n
p
OI
VDD
VS
VG (Φ)
__
Fig. 15. ITCP current source measurement setup
There are 6 stand–alone ITCP current sources in each chip for characterization.
5 of the current sources are identical and are located at four sides and in the middle
of the die to observe variation of Nit. The sixth charge pump has the same cascode
device but the channel width, thus the gate area for interface–trap charge pumping,
is increased 4 times. Note that channel length is constant and 0.54µm for all ITCP
devices in order to avoid geometric current component. The dimensions for ITCP
transistors and the cascoding transistor are given in Table IV.
Output characteristic of the ITCP current source, with total charge pumping
area of 2× 3.6µm2, is plotted in Fig. 16 for different cascoding PMOS gate bias, VB,
values. Gate pulse frequency f is 500kHz, and the rise and fall times for the pulse is
Tt = 10nsec. VS is fixed at 600mV in order to maximize VW − VS to minimize bulk
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Table IV. Transistor dimensions for the stand–alone ITCP current sources
Device L [µm] Wtotal [µm] Fingers Wfinger [µm] Agate [µm
2]
ITCP 1-5 0.54 6.66 2 3.33 3.5964
ITCP 6 0.54 26.64 8 3.33 14.3856
Cascode PMOS 0.9 0.9 1 0.9 -
recombination current IB, while satisfying the inversion condition VS > VSS − VT .
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Fig. 16. Output characteristics of ITCP current source for f= 500kHz and Tt =10nsec
Fig. 16 shows that the output current is virtually insensitive to output voltage
variations, and it is mainly determined by VB for a given gate pulse. VW increases
with VB and causes a decrease in IP due to the bias dependence of τ [37] and m
given by (2.7). For higher VW values, the contribution of IB to the ITCP well current
also decreases. Note that for higher VB biases, the voltage dependence of IP is even
stronger as the device deviates from strong accumulation conditions. On the other
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Fig. 17. Variation of output current – frequency characteristics with output voltage
hand, with increasing VB, the compliance voltage of the current source is minimized.
The output current variation with VO is plotted in Fig. 17 for a gate pulse
frequency range of 25kHz-500kHz. VB and VS are fixed at 800mV and 600mV, re-
spectively, and Tt is 10nsec for all applied gate pulses. Note that the output current
sensitivity to VO is very small and decreases even more with increasing frequency.
The highest relative variation is observed at low frequencies, where IW and, there-
fore, VWB is small. For small VW values, the output voltage curtails the subthreshold
current of the cascoding PMOS through its decreased source–drain voltage.
The output current variation with the gate pulse transition time is plotted for
VB at 600mV, 800mV, and 1V in Fig. 18 (a) and (b) with f= 50kHz and f= 1MHz,
respectively. VS is 600mV and VO is 770mV. For f= 50kHz, the output current
decreases almost logarithmically with Tt, as expected, for all three bias conditions.
This logarithmic dependence is expressed in ∆E given by (2.6) and is explained by
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Fig. 18. Variation of output current with gate pulse transition time for clock pulse at
(a) 50kHz and (b) 1MHz
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the variation of trap potential with time slowing down logarithmically with increasing
Tt [38]. For f= 1MHz, the logarithmic relation does not hold especially for higher
VB values. This can be attributed to increasing trap time constant and decreasing
accumulation and inversion times. The trap time constant is a strong function of
the surface potential and attains its smallest values for strong accumulation and
inversion conditions [21]. For increasing VB values, VW also increases causing weaker
accumulation. As a result, the trap time constant is also expected to increase with VB.
If the accumulation and inversion times are not sufficiently long for carrier trapping
to reach a steady-state limit, IP will be nearly proportional to the pulse duration.
For high frequencies, the base and peak time of the gate pulse does not accommodate
steady–state occupancy of traps, especially with increasing VW . Thus, IP does not
saturate, and it is limited by inversion and accumulation times. More detailed analysis
on the effect of accumulation and inversion times on IP can be found in [37].
In order to preserve the linear current–frequency characteristics of the ITCP
current source at high frequencies, the transition time of the gate pulse should be kept
short enough to avoid IP limitation explained above. The output current variation
with the gate pulse frequency is plotted in Fig. 19(a) for Tt = 2nsec. Regression
lines IW = qAefffNit fitted for each data set are also shown in the figure with solid
lines. Fitting with relative deviation less than 5% is possible only for f> 200kHz
as depicted in Fig. 19(b). The deviation from linearity increases at low frequencies,
especially at higher VB biases. Bulk recombination current IB is expected to decrease
with VB. Geometric current component which becomes effective for low transition
times is expected to be negligible for L < 1µm [39]. Therefore, the observed increase
in IW can be attributed only to leakage currents.
Nit values obtained from the fitted regression lines are summarized in Table V.
Nit decreases for higher VB values due to decreasing ∆E.
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Fig. 19. (a) Variation of output current with gate pulse frequency for Tt =2nsec with
regression lines and (b) relative deviation from linearity
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Table V. Nit values estimated by regression line IW = qAefffNit
VB [V] 0.6 0.7 0.8 0.9 1
Nit [10
10cm−2] 1.9102 1.7181 1.5151 1.3189 1.1264
1. Temperature Sensitivity
The output current variation with temperature is plotted in Fig. 20 for VB
of 800mV, 900mV and 1V. The complementary gate pulse is at 200kHz with Tt =
2nsec. VS and VO are fixed at 600mV and 770mV, respectively. As the temperature
increases, IP decreases, as expected, due to decreased ∆E of the charge pumping
traps. However, at elevated temperatures, i.e. T > 80oC, the temperature sensitivity
of IO increases rapidly. This can be attributed to the emission of trapped charges
before recombination, which is eventually expected to terminate IP [40].
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Fig. 20. Variation of output current with temperature
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B. Leakage Device Characterization
The source-drain shorted NMOS transistor is used as n+/p gate–controlled diode.
There are 3 stand-alone leakage devices with scaled gate areas in each chip. The
transistor dimensions for the three different devices are given in Table VI. The leakage
device used in the sensor has the same dimensions with Device 1.
Table VI. Transistor dimensions for the stand–alone leakage devices
Device L [µm] Wtotal [µm] Fingers Wfinger [µm] Agate [µm
2]
1 1.8 679.32 17 39.96 1222.776
2 1.8 2717.28 68 39.96 4891.104
3 1.8 169.825 5 33.965 305.685
The output current of the leakage device has been characterized using an Agi-
lent 4156C Precision Semiconductor Parametric Analyzer. The device setup and the
source current reference direction are given in Fig. 21.
n
SV
I LVG
n
p
Fig. 21. Leakage device measurement setup and current reference direction
The leakage current variation with VG for different VS values is plotted in Fig.
22(a) for Device 1 at room temperature. Fig. 22(b) shows detail from Fig. 22(a).
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Fig. 22. (a) Leakage device current variation with gate voltage and source voltage, (b)
detail from (a)
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Fig. 23. Direct gate tunnelling current components
The output characteristic of the leakage device is different than the expected gate–
controlled diode characteristics due to dominant direct gate tunnelling current. For
high VGS values, significant gate-to-source currents give rise to negative IS. When
VGS increases in the negative direction, the tunnelling current flows from the source
terminal to gate, causing rapid increase in IS.
Gate tunnelling currents become significant for reduced gate oxide thicknesses
and high transversal electric fields [41]. Direct gate tunnelling dominates over other
tunnelling mechanisms for CMOS technologies with thin-oxide and low power supply
limits [42]. Direct tunnelling current is not only between gate and substrate but also
between gate and source/drain–gate overlap regions as depicted in Fig. 23. Electrons
tunnelling to the gate from the channel result in a current flow between the channel
and source/drain regions due to the inverted channel.
The magnitude of IL is plotted in Fig. 24 in logarithmic scale. Note that the
dips in |IL| plots correspond to IL sign change, and current values to the right side
of the dips are negative. For VG < 0V, the leakage current consists of the output
current of the gate–controlled diode and edge direct tunnelling currents ISG and IDG,
due to electrons tunnelling from the accumulated n+ polysilicon to the S/D overlap
regions. There is no significant current flowing between the gate and the depleted
channel for Vfb < VG < 0V. For VG > 0V, electron tunnelling from the substrate to
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Fig. 24. Leakage current magnitude variation with gate voltage and source voltage
the gate rapidly increases with electron concentration increase in the channel area.
When VGS > 0V, edge tunnelling current flows from the gate to the S/D overlap.
Both IGS/IGD and IGC are subtracted from the conventional gate-controlled diode
current, causing IL to change sign for sufficiently high VGS values. The rapid increase
with VG for negative IL values is due to IGC , which dominates over edge tunnelling
currents [34].
Components of IL for different bias conditions can be summarized as:
IL = IS + ISG + IDG (for VG < 0V and VGS < 0V ), (5.1)
IL = IS + ISG + IDG − IGC (for VG > 0V and VGS < 0V ), (5.2)
IL = IS − (IGS + IGD + IGC) (for VG > 0V and VGS > 0V ), (5.3)
where IS is the conventional gate–controlled diode terminal current.
Fig. 25 (a), (b), and (c) depict IL magnitude variation with gate voltage and
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Fig. 25. Leakage current magnitude variation with temperature and gate voltage for
(a) VS =470mV (b) VS =770mV (c) VS =1.07V
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temperature for VS = 470mV, VS = 770mV, and VS = 1.07V, respectively. The dips
in |IL| plots again correspond to IL sign change. It is observed that for higher VS
values, the dip shifts to lower gate voltages with increasing temperature. This change
can be attributed to increasing IGC with temperature. Tunnelling current is gener-
ally considered to be limited only by tunnelling mechanisms, i.e. oxide thickness,
oxide voltage, and to have weak or no temperature dependence. However, there are
also reports of temperature–dependent direct tunnelling behavior [43], [44], [45]. It
is suggested that electron concentration, which is temperature–dependent, is the lim-
iting factor for substrate–to–gate tunnelling under depletion conditions. IGC is thus
enhanced with temperature due to the increase in available electrons for tunnelling.
It is also observed from Fig. 25 that IGC temperature dependence tends to decrease
under inversion conditions.
IL composition for VG > 0V and VGS < 0V is given by (5.2). IL mainly consists
of IS under these bias conditions, as IDG/ISG and IGC tend to cancel each other;
former decreasing, latter increasing with VG [34]. IL variation with temperature in
this region of operation can be attributed to the temperature dependence of diffusion
and generation currents of the gate–controlled diode.
1. Temperature Sensitivity
The leakage device source voltage is determined by the OTA reference voltage in
the sensor loop, and it is 770mV. The output current variation with temperature at
this source voltage is plotted in Fig. 26 for VG values between 300mV and 800mV,
for which gate tunnelling component is minimum. Multiple regression model for the
data is estimated as:
IL = A ·X
2 +B ·X, (5.4)
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where
X = T 3/2 exp(−Eg/2kT ). (5.5)
X2 and X are the temperature–dependent parts, and A and B are the temperature–
independent parts of Idif and Igen, respectively. A and B are solved by least squares
method. The fitted curves are given by solid lines in Fig. 26 for VG = 300mV to
VG = 600mV. Note that fitted regression curves give bigger errors for increasing VG
values as IGC starts to dominate. Especially at high temperatures, the effect of IGC
becomes observable as less increase in IL with temperature. The relative error of
regression is less than 10% only for VG = 300mV and VG = 400mV. Only under these
two bias conditions IL is close to IS of the GCD given by (3.1).
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Fig. 26. Leakage current variation with temperature for 300mV≤ VG ≤800mV and
VS =770mV
Note from Fig. 26 that IL decreases with increasing gate voltage under depletion
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conditions. It might be due to weakly inverted parts of the surface causing a reduction
in the interface generation rate [27]. However, it might also be due to IGC . It is not
possible to determine the exact reason for the decrease as the tunnelling currents
cannot be measured with the fabricated leakage devices.
The temperature coefficients for IL at VG = 300mV and VG = 400mV are calcu-
lated from their regression polynomials and plotted in Fig. 27. The same plot also
shows the theoretical TCS, given by (3.16) for Igen À Idif . Temperature sensitivity
is of the output current is same as the theoretical value at low temperatures. It in-
creases over the theoretical TCS for T > 70
oC, as expected, due to diffusion current
components.
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Fig. 27. Measured and theoretical leakage current temperature coefficient
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C. Temperature Sensor Characterization
The schematic of the implemented temperature sensor is given in Fig. 28. The
input and output pins to the chip are indicated in the figure. The detailed schematic
of the current controlled oscillator with output buffers is illustrated in Fig. 29.
The bias conditions for the temperature sensor are summarized in Table VII.
These values are used for all measurements unless otherwise specified.
Table VII. Temperature sensor bias conditions
Ibias[µA] Vref [mV] VS[mV] VB[mV] VL[mV] VC10p[mV] VC10p[mV]
100 770 600 800 400 600 600
The capacitors in the temperature sensor are realized with MOSCAP as poly
capacitors are not available in the technology used. The capacitance of an MOS
device is calculated as the gate oxide capacitance in series with the depletion layer
capacitance. For accumulation conditions, only the oxide capacitance is considered.
In depletion, the total capacitance decreases as the depletion layer width, xd, increases
with the gate voltage. Capacitances for MOSCAP realized with n and p–channel
devices are summarized in Table VIII for different bias conditions.
Table VIII. n-MOSCAP and p-MOSCAP capacitance under different bias conditions
CMOSCAP n-MOSCAP Condition p-MOSCAP Condition
Agate × Cox VG < VFB VG > VFB
Agate × [1/ (1/Cox + xd/εs)] VFB < VG < VS + VT VFB > VG > VS + VT
Agate × Cox VG > VS + VT VG < VS + VT
Capacitor CL is realized with an n-MOSCAP with gate area 1223µm
2 and the
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capacitors of the CCO are realized with p-MOSCAP with Agate = 120µm
2. Maxi-
mum capacitance values for CL and CCCO are 10.3pF and 1pF, under inversion and
accumulation conditions, respectively.
Note from Table VII that n-MOSCAP CL is operated under depletion conditions
and, therefore, its capacitance is less than Agate × Cox, i.e. 10.3pF. VGS is decreased
in order to minimize tunnelling currents. Both gate–to–source and gate–to–channel
tunnelling currents increase with VGS, and especially for high electron concentration
at the surface, gate–to–channel leakage becomes significant. Total tunnelling current
IT is not negligible under inversion conditions, given the device dimensions.
The output frequency variation with temperature is depicted in Fig. 30 (a) and
(b) for VC10p fixed at 0V and 600mV, respectively. The output frequency is not
only higher in the whole temperature range but also less sensitive to temperature
for VC10p = 0V. Under inversion conditions, i.e. VC10p = 0V, IT adds to the error
current and causes more increase in output frequency especially at low IL values.
For VC10p = 600mV, both tunnelling currents are minimized as VGS is reduced, and
depletion prevails.
1. Output Characteristics
The output frequency variation with temperature is plotted in Fig. 31. A tem-
perature oven was used for the measurements. The measured temperature range is
27oC–110oC. The frequency changes more than two decades for this range. The sen-
sor has not yet been characterized at lower or higher temperatures. Note from Fig.
31 that VB can be adjusted to change the output frequency range to some extent.
The increase in frequency with VB is due to the decrease in the output current of the
ITCP current source.
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Fig. 31. Output characteristics of the temperature sensor
The temperature coefficient TCF of the sensor output frequency is defined as:
TCF
.
=
dFout
Fout dT
. (5.6)
TCF for the frequency curves of Fig. 31 is plotted in Fig. 32. TCF plots differ with
VB bias as the temperature coefficient of the ITCP current source output depends
on VW . The temperature coefficient increases with temperature for VB = 1V and
decreases for VB = 800mV and VB = 900mV. It changes between 6.3%/
oC and
6.7%/oC for VB = 1V and between 6.1%/
oC and 5.85%/oC for VB = 800mV for the
given temperature range. TCS is less sensitive to temperature for VB = 900mV and
changes only 0.07%/oC between 30oC–110oC. The sensor transfer characteristics show
high linearity, and the linearity can be improved further through the bias voltage VB.
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2. Jitter Distribution
The timing jitter at falling and rising edges of the sensor output is measured for
VB =[800mV,900mV,1V] at T = 27
oC and T = 50oC. Oscilloscope screen shots for
jitter distribution at these temperatures for VB = 800mV are given in Fig. 33 (a)
and (b). Jitter has gaussian distribution; however, slight left skew is observed.
The timing jitter and skew mainly originate from the CCO. Skew arises from
timing errors in the switching of S1 and S2. The timing jitter is attributed to the
noise voltage at the inverter input of the CCO being amplified around the switching
threshold and randomly modulating the switching time. Therefore, the timing jitter
is determined by the noise voltage at the inverter input and the slew rate of the first
inverter. The noise is mainly induced by switching and power supply. The noise
current integrated by CCCO also has some effect on the input voltage noise.
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Fig. 33. Timing jitter for VB=0.8V at (a) T = 27
oC and (b) T = 50oC
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The mean, standard deviation, and median values of the output signal period
are summarized in Table IX for all the measurements. The number of samples used
for each measurement is also indicated. Period values from each measurement is
converted to frequency to obtain the corresponding mean and standard deviation in
the output signal frequency. The results are summarized Table X. Note that the
standard deviation is within 0.5% of the mean frequency.
Table IX. Variations in sensor output signal period
VB [V] Trans. T [
oC] µ [µsec] σ [nsec] median [µsec] σ/µ% Hits
0.8 rising 27.2 20.989 106.77 20.998 0.5087 1185
0.8 falling 27.2 20.961 108.73 20.966 0.5187 1189
0.8 rising 50.5 5.3671 23.662 5.3682 0.4409 1280
0.8 falling 50.35 5.448 24.014 5.45 0.4408 1334
0.9 rising 27.2 20.101 101.78 20.106 0.5063 1132
0.9 falling 27.2 20.099 105.56 20.102 0.5252 1199
0.9 rising 50.9 4.9511 21.855 4.9527 0.4414 1208
0.9 falling 50.75 4.993 21.018 4.9938 0.4210 1271
1 rising 27.2 16.37 83.421 16.375 0.5096 1233
1 falling 27.2 16.372 81.041 16.379 0.4950 1194
1 rising 50.6 3.961 17.926 3.9619 0.4526 1220
1 falling 50.9 3.902 16.462 3.9025 0.4219 1118
Table X. Variations in sensor output signal frequency
VB [V] Trans. T [
oC] µ [kHz] σ [Hz] median [kHz] σ/µ% Hits
0.8 rising 27.2 47.645 242.782 47.624 0.5096 1185
0.8 falling 27.2 47.708 247.611 47.697 0.5190 1189
0.8 rising 50.5 186.323 822.365 186.28 0.4414 1280
0.8 falling 50.35 183.557 810.013 183.49 0.4413 1334
0.9 rising 27.2 49.751 252.246 49.736 0.5070 1132
0.9 falling 27.2 49.755 260.433 49.747 0.5234 1199
0.9 rising 50.9 201.980 893.270 201.91 0.4423 1208
0.9 falling 50.75 200.282 843.451 200.25 0.4211 1271
1 rising 27.2 61.089 311.679 61.069 0.5102 1233
1 falling 27.2 61.080 302.875 61.052 0.4959 1194
1 rising 50.6 252.468 1143.739 252.40 0.4530 1220
1 falling 50.9 256.284 1082.398 256.24 0.4223 1118
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3. Prototype Temperature Sensor Performance
a. Area
The layout of the prototype temperature sensor is illustrated in Fig. 34. The
areas of individual blocks are indicated in the figure. The area of each block is
calculated from the dimensions of the guard ring surrounding the block and all the
necessary routing is included. Output buffers are excluded from area calculations.
The total area of the prototype sensor is 5236µm2.
Fig. 34. Temperature sensor layout
The temperature sensing is realized with the GCD and the ITCP current source.
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For multiple sensor integration, placing only these two devices at different locations
over the die and using one control unit consisting of a CL, an OTA, and a CCO to
periodically read the error current Ie would suffice. Therefore, for n number of sensors
integrated in a chip, the total area is n× 2190µm2 + 3050µm2.
b. Power
The static power consumption of the sensor is simulated to be around 190µW
and it is mainly due to the OTA which has a bias current of 100µA. Transient cur-
rents during the switching of the CCO also cause dynamic power consumption which
increases with frequency. The average power consumption at 8MHz is obtained as
400µW.
c. Calibration
Batch calibration data for the prototype temperature sensor is obtained by mea-
suring the output characteristics of 10 sensors from different chips. Output fre-
quency measurements were conducted for the temperature range of 30oC–70oC with
VB =[800mV,900mV,1V]. Calibration lines obtained are:
ln(Freq) = 0.0569 · Temp + 9.1435 for VB =0.8V, (5.7)
ln(Freq) = 0.0584 · Temp + 9.1339 for VB =0.9V, (5.8)
ln(Freq) = 0.0602 · Temp + 9.2540 for VB =1V. (5.9)
The expected temperature readings and the standard deviation are plotted in Fig.
35 (a) and (b), respectively. Note that the standard deviation decreases exponentially
with increasing temperature. Standard deviation of ±3.1oC at 30oC and ±1.5oC at
70oC is achieved with the batch calibration line (5.7). Deviation from linearity at low
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temperatures is not an issue for thermal management applications.
d. Sensitivity
The frequency–temperature relation is exponential, as the sensor output is pro-
portional to IL, which changes with ni. Therefore, its sensitivity, defined as the
slope of the output characteristics, increases exponentially with temperature. TCs,
defined previously, shows the deviation from this exponential behavior. It is a more
important parameter for the characterization of this sensor as it indicates how linear
the output is. The sensitivity of the sensor is plotted in Fig. 36. It increases from
3 × 103Hz/oC to 6 × 106Hz/oC within the temperature range of 30oC–110oC. Even
though the sensitivity is very high, the sensor resolution is limited by the jitter in the
output signal.
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Fig. 36. Sensitivity of the temperature sensor
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e. Resolution
Resolution is defined as the minimum detectable input signal that produces a
change in the output. It is determined by the noise to sensitivity ratio of the temper-
ature sensor. The resolution in this temperature sensor is limited by the jitter and
the resulting standard deviation in the output frequency. Therefore, resolution can
be expressed as:
R
.
=
σ
S
=
σ/f
1/f · df/dT
=
σ/f
TCF
. (5.10)
Resolution is calculated using σ/f and TCF values from Table X and Fig. 32,
respectively. The values obtained for VB =[800mV,900mV,1V] at T = 27
oC and
T = 50oC are summarized in Table XI. The resolution is around 0.085oC at room
temperature and it increases to 0.074oC at T = 50oC. It improves with temperature
as sensitivity increases more than noise with temperature.
Table XI. Temperature sensor resolution
Resolution [oC] VB =800 mV VB =900mV VB =1V
T = 27oC 0.085 0.084 0.081
T = 50oC 0.074 0.071 0.071
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CHAPTER VI
SUMMARY AND CONCLUSIONS
A novel temperature sensor with an interface–trap charge pumping current source
has been presented. It has linear output characteristics, high sensitivity, and high
resolution. Its small area and low power consumption make it ideal for microprocessor
thermal management applications. Its digital output also minimizes the cost and area
for interfacing. Performance parameters of the prototype temperature sensor are
summarized in Table XII. Please refer to Table I for performance comparison with
three other temperature sensors proposed for thermal management applications.
The proposed sensor comprises a sensing unit, consisting of a gate–controlled
diode and an ITCP current source, and a control unit, consisting of a CL, an OTA,
and a CCO, placed in a feedback loop. The prototype sensor is realized in TSMC
0.18µm technology with an area of 5236µm2 and static power consumption of 190µW.
The sensor architecture enables integration of n number of sensors on-chip with a total
area of n× 2190µm2 + 3050µm2 if a single control unit is used.
The temperature sensor exhibits highly linear output characteristics for the tem-
perature range of 27oC-120oC. Maximum and minimum operating temperatures are
not yet tested. Accuracy of ±3oC is obtained at T = 30oC with batch calibration.
However, the accuracy improves with temperature and it is ±1.5oC at T = 70oC. As
the temperature dependence of generation current is exploited, very high sensitivity
is obtained. The resolution is 0.085oC, and it can be increased by improving the
design of the current–controlled oscillator to minimize the jitter. Averaging can also
be used to increase the resolution.
The sensor can be implemented in any CMOS technology. The main constraint
is set by tunnelling currents which become more significant with thinner gate oxides.
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Table XII. Summary of prototype temperature sensor performance
Technology TSMC 0.18µm
Area [mm2] 0.0052
Range [oC] 27–120
Power [µW] 190
Resolution [oC] 0.085 at 27oC – 0.074 at 50oC
Accuracy [oC] ±3.5 at 30oC – ±1.5 at 70oC
Sensitivity [Hz/oC] 3× 103 at 30oC – 6× 106 at 110oC
The gate–controlled diode is especially susceptible to these currents. Therefore, spe-
cial care must be taken to implement this temperature sensor in technologies with
thinner gate oxides.
The ITCP current source is affected byNit variations, but this is not an important
drawback for the temperature sensor application. The variation of Nit causes shift
in the output frequency range and limits the accuracy. However, accuracy can be
improved with calibration if necessary.
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